![]() |
SIGDA's CADathlon at ICCAD
Sunday, Nov. 7, 2010
|
Home
Contest
|
UW-CADTeam member: Javid JaffariAdvisor: Mohab Anis University of Waterloo Bio: Javid is a PhD student at University of Waterloo working on statistical analysis and design under process variations. He received M.Sc. in 2005 at University of Tehran working on gate-level leakage power reduction techniques. His research interests include IC design and CAD, design for yield, and device modeling. He has more than 20 publications in refereed VLSI/CAD journals and conferences.
Team member: Akhilesh Kumar
Team number: 01 Unsatisfiable RevolutionsTeam member: Tobias WelpAdvisor: Andreas Kuehlmann UC Berkeley Bio: Tobias graduated in 2007 from Darmstadt University of Technology in Germany. Now he is in his third year as a PhD student at the University of California at Berkeley. His research interests are in logic synthesis and formal verification.
Team member: Barch Sterin
Team number: 02 CATTeam member: Nikita NikitinAdvisor: Jordi Cortadella Universitat Politècnica de Catalunya Bio: Nikita got the Bachelor's and Master's degree in Computer Science from Moscow Institute of Physics and Technology in 2005 and 2007 respectively. He is now a PhD student in Universitat Politècnica de Catalunya working on Network-on-Chip synthesis models and tools.
Team member: Marc Galceran
Team number: 03 DuoTeam member: Bo-Han WuAdvisor: Chung-Yang Huang National Taiwan University Bio: Interest in programming and math. Like to participate different activities to improve himself.
Team member: Chun-Ju Yang
Team number: 04 Golden CityTeam member: Yun-Jian LoAdvisor: Yih-Lang Li National Chiao Tung University Bio: Yun-Jian Lo is a Master student in the College of Computer Science at the National Chiao Tung University, Taiwan, R.O.C.. He received his B.S. degree in Department of Computer Scienct and Imformation Engineering from National Cheng Kung University, Taiwan, R.O.C., in 2007.
Team member: Ke-Ren Dai
Team number: 05 Finding NEMOTeam member: Yen-Hung LinAdvisor: Yih-Lang Li National Chiao Tung University Bio: Yen-Hung Lin received the BS degree in computer science and information engineeringfrom the National Chung Cheng University, Chiayi, Taiwan, Republic of China (ROC), in 2005. He is currently working toward the PhD degree at the National Chiao Tung University, Hsinchu, Taiwan, ROC. His current research interests include timing-driven issues, detaiiled routing, safety-critical systems, and formal verification.
Team member: Chih-Ta Lin
Team number: 06 TimrauTeam member: Jen-Yang WenAdvisor: Chien-Mo James Li National Taiwan University Bio: Wen received his B.S. in EE from National Taiwan University, Taiwan, in 2008, and is currently a graduate student in the same university. His current research focus on low power ATPG.
Team member: Cheng-Yin Wu
Team number: 07 Matched ArchitectsTeam member: Da-Cheng JuanAdvisor: Diana Marculescu Carnegie Mellon University Bio: Da-Cheng is currently a Ph.D. student in ECE dept. of CMU. His research interests include low-power related topics, electronic design automation (EDA), and statistical analysis.
Team member: Yu-Ting Chen
Team number: 08 IClutionTeam member: Masoud RostamiAdvisor: Kartik Mohanram Rice University Bio: Masoud Rostami is a second-year ECE graduate student at Rice University. He is mainly interested in statistical design of ICs and bioinformatics.
Team member: Xuebei Yang
Team number: 09 VERIdicality 3000Team member: Kai-Fu TangAdvisor: Chung-Yang (Ric) Huang National Taiwan University Bio: Kai-Fu Tang is a Ph.D. student at National Taiwan University, Taiwan. His research interests include logic synthesis and verification.
Team member: Chih-Chun Lee
Team number: 10 CAD-DragonsTeam member: Vinayak HonkoteAdvisor: Baris Taskin Drexel University Bio: Vinayak Honkote is a Ph.D. student in the Department of Electrical and Computer Engineering at Drexel University. He received a Bachelor's degree from Bangalore Institute of Technology (2003) and a Master's degree from Drexel University (2006). His current research topic is High Performance Circuit Design Using Resonant Rotary Clocking.
Team member: Jianchao Lu
Team number: 11 CAD-MENTeam member: Tuck Boon ChanAdvisor: Puneet Gupta UCLA Bio: Tuck is currently a second year PhD student in the department of Electrical Engineering at University of California, Los Angeles. He received his Master's in Electrical Engineering from National Taiwan University in 2007.
Team member: Aashish Pant
Team number: 12 Old PalsTeam member: Baktash BoghratiAdvisor: Sachin Sapatnekar University of Minnesota Bio: Baktash is a Ph. D. student in Electrical Engineering at the University of Minnesota, Twin Cities. Currently, he is conducting research on design and implementation of an Efficient Stochastic Power Network Analyzer. Previously, he obtained his B. S. degree from the University of Tehran, Tehran, Iran, in spring 2006.
Team member: Mehrdad Majzoobi
Team number: 13 |
|
| Tell your friends about the contest. Find a partner. Sign up for this year's contest! |