

Call for Participation

# The 17th International Workshop on Logic & Synthesis (IWLS)

June 4 – June 6, 2008

Granlibakken Lodge  
Lake Tahoe, CA

[www.iwls.org](http://www.iwls.org)

## General Chair

Marc Riedel  
University of Minnesota

## Program Chair

Sunil Khatri  
Texas A&M University

## Publicity Chair

Igor Markov  
University of Michigan

## Special Sessions Chair

Valeria Bertacco  
University of Michigan

## Special Activities Chair

Alan Mishchenko  
U.C. Berkeley

## Programming Challenge

Christoph Albrecht  
Cadence Berkeley Labs  
& Florian Krohm, IBM

The International Workshop on Logic and Synthesis is the premier forum for research in synthesis, optimization, and verification of integrated circuits. Research on logic synthesis for emerging technologies and for novel computing platforms, such as nanoscale systems and biological systems, is encouraged. The workshop accepts complete papers as well as abstracts highlighting important new problems in the early stages of development. The emphasis is on novelty and intellectual rigor.

Information regarding registration and the workshop venue can be found on the website: <http://www.iwls.org>. This year's program consists of 24 regular talks, 9 poster presentations, and 4 invited talks. (Accepted papers are distributed only to IWLS participants.) The invited talks cover the landscape from venture capital funding, to advances in bio-design automation and DNA computing, to the power of procrastination:

- “*Software and System Synthesis for Venture-Backed Success*”  
Juan-Antonio Carballo, Argon Venture Partners.
- “*Genetic Design Automation: Progress and Future Research Directions*”  
Chris Myers, University of Utah.
- “*A Simple DNA Gate Motif for Synthesizing Large-scale Circuits*”  
Lulu Qian, Caltech.
- “*The Power of Procrastination*”  
Jorge Cham, author of the **Piled Higher and Deeper (PhD)** comic strip.

The workshop includes a programming challenge: students compete in the implementation of logic optimization algorithms with the OpenAccess Gear infrastructure.

Sponsored by IEEE and  
ACM/SIGDA.



---

## Technical Program Committee

C. Albrecht, Cadence Berkeley Labs	V. Kravets, IBM T. J. Watson
R. I. Bahar, Brown University	A. Kuehlmann, Cadence Berkeley Labs
M. Berkelaar, Magma Design Automation	V. Manohararajah, Altera
V. Bertacco, University of Michigan	I. Markov, University of Michigan
R. Brayton, University of California, Berkeley	A. Mishchenko, University of California, Berkeley
S. Chatterjee, University of California, Berkeley	R. Murgai, Fujitsu Labs of America
A. Davoodi, University of Wisconsin, Madison	S. Nowick, Columbia University
E. Dubrova, KTH, Sweden	M. Riedel, University of Minnesota
S. Edwards, Columbia University	H. Savoj
W. Gosti	S. Sinha, Synopsys
E. Jacobs, Magma Design Automation	C. Stangier, Mentor Graphics
N. Jayakumar, Texas Instruments	M. Theobald, D.E. Shaw
T. Kam, Intel	T. Villa, Universita di Udine/PARADES, Italy
S. Khatri, Texas A&M University	